《電子技術(shù)應(yīng)用》
您所在的位置:首頁(yè) > 其他 > 設(shè)計(jì)應(yīng)用 > DMSA在時(shí)序簽核中的應(yīng)用
DMSA在時(shí)序簽核中的應(yīng)用
2021年電子技術(shù)應(yīng)用第11期
孫 恒,王仁平,蔡沅坤
福州大學(xué) 物理與信息工程學(xué)院,福建 福州350000
摘要: 在芯片的設(shè)計(jì)過(guò)程中,靜態(tài)時(shí)序分析(Static Timing Analysis,STA)無(wú)疑是整個(gè)設(shè)計(jì)中最重要的一環(huán)。如今納米級(jí)工藝下的芯片設(shè)計(jì)往往屬于多工藝角多模式(MultiCorner-MultiMode,MCMM)物理設(shè)計(jì),工藝角和工作模式的特定組合稱(chēng)之為場(chǎng)景,多場(chǎng)景的物理設(shè)計(jì)會(huì)給芯片帶來(lái)更加穩(wěn)定的性能,但也會(huì)使靜態(tài)時(shí)序分析變得更為復(fù)雜。介紹了分布式多場(chǎng)景時(shí)序分析(Distribute Multi_Scenario Analysis,DMSA)技術(shù)在多工藝角多模式物理設(shè)計(jì)中的應(yīng)用。經(jīng)過(guò)基于Smic 90 nm工藝的多場(chǎng)景數(shù)字芯片Cxdp13設(shè)計(jì)實(shí)踐分析表明,在一定硬件條件支撐下,分布式多場(chǎng)景時(shí)序分析技術(shù)在多工藝角多模式的物理設(shè)計(jì)中可以達(dá)到快速時(shí)序簽核的目的。
中圖分類(lèi)號(hào): TN431.2
文獻(xiàn)標(biāo)識(shí)碼: A
DOI:10.16157/j.issn.0258-7998.211529
中文引用格式: 孫恒,王仁平,蔡沅坤. DMSA在時(shí)序簽核中的應(yīng)用[J].電子技術(shù)應(yīng)用,2021,47(11):44-46.
英文引用格式: Sun Heng,Wang Renping,Cai Yuankun. Application of DMSA in timing sign-off[J]. Application of Electronic Technique,2021,47(11):44-46.
Application of DMSA in timing sign-off
Sun Heng,Wang Renping,Cai Yuankun
Fuzhou University,University of Physics and Information Engineering,F(xiàn)uzhou 350000,China
Abstract: In the process of chip design, static timing analysis is undoubtedly the most important part of the entire design, and it is a priority and problem to be solved in chip design. Nowadays, chip design under nano-scale technology often belongs to multicorner-multimode physical design. The specific combination of process angle and working mode is called scenario. Multi-scenario physical design will bring more stable performance to the chip, but it will also make static timing analysis becomes more complicated. This paper introduces the application of distribute multi-scenario analysis technology in multicorner-multimode physical design. The design practice analysis of the multi-scenario digital chip Cxdp13 based on the Smic 90 nm process shows that under certain hardware conditions, the distribute multi_scenario analysis technology can achieve the purpose of rapid timing sign-off in the physical design of multicorner-multimode.
Key words : distribute multi-scenario analysis;static timing analysis;multicorner-multimode;timing sign-off;timing engineer change order

0 引言

    隨著集成電路產(chǎn)業(yè)不斷發(fā)展,芯片制造早已進(jìn)入深亞微米時(shí)代,一直以來(lái),時(shí)序簽核一直是檢驗(yàn)芯片設(shè)計(jì)是否合格的重要標(biāo)準(zhǔn)之一,在綜合工具(Design Compiler,DC)、布局布線工具(Integrated Circuit Compiler,ICC)、時(shí)序分析工具(Prime Time,PT)中都嵌入了不同的時(shí)序分析引擎。當(dāng)工藝節(jié)點(diǎn)達(dá)到90 nm及以下時(shí),為了使芯片在不同的極端環(huán)境下可以正常工作,就需要采用多工藝角多模式的物理設(shè)計(jì)方案來(lái)確保芯片在不同環(huán)境下穩(wěn)定工作[1-3]。在對(duì)多場(chǎng)景物理設(shè)計(jì)進(jìn)行時(shí)序分析時(shí),傳統(tǒng)PT需要打開(kāi)多個(gè)窗口反復(fù)切換場(chǎng)景以達(dá)到遍歷每一個(gè)場(chǎng)景的目的,隨后逐個(gè)場(chǎng)景進(jìn)行時(shí)序分析,這樣會(huì)使設(shè)計(jì)過(guò)程變得過(guò)于繁瑣,而且,對(duì)于同一路徑,不同場(chǎng)景下的時(shí)序違規(guī)可能會(huì)重復(fù)出現(xiàn),對(duì)時(shí)序分析帶來(lái)不必要的麻煩[4],工藝角或模式的合并,也會(huì)帶來(lái)各種各樣的問(wèn)題,DMSA的使用可以很好地解決這些問(wèn)題。




本文詳細(xì)內(nèi)容請(qǐng)下載:http://ihrv.cn/resource/share/2000003824。




作者信息:

孫  恒,王仁平,蔡沅坤

(福州大學(xué) 物理與信息工程學(xué)院,福建 福州350000)




wd.jpg

此內(nèi)容為AET網(wǎng)站原創(chuàng),未經(jīng)授權(quán)禁止轉(zhuǎn)載。