《電子技術(shù)應(yīng)用》
您所在的位置:首頁(yè) > 可編程邏輯 > 設(shè)計(jì)應(yīng)用 > 基于FPGA的多通道高速實(shí)時(shí)信號(hào)處理系統(tǒng)設(shè)計(jì)
基于FPGA的多通道高速實(shí)時(shí)信號(hào)處理系統(tǒng)設(shè)計(jì)
冼友倫,盧護(hù)林,蘇 濤
摘要: 在高速實(shí)時(shí)信號(hào)處理系統(tǒng)中常采用FPGA+DSP的架構(gòu),根據(jù)各自的優(yōu)點(diǎn),F(xiàn)PGA主要做前端信號(hào)處理和系統(tǒng)控制。本文結(jié)合具體工程項(xiàng)目,分析設(shè)計(jì)如何將中頻正交采樣(DDC)在FPGA中實(shí)現(xiàn) ,F(xiàn)PGA如何與TS201實(shí)現(xiàn)高速鏈路口通信,以及多路信號(hào)并行實(shí)時(shí)處理在FPGA中的實(shí)現(xiàn)。
Abstract:
Key words :

摘 要:在高速實(shí)時(shí)信號(hào)處理" title="實(shí)時(shí)信號(hào)處理">實(shí)時(shí)信號(hào)處理系統(tǒng)中常采用FPGA" title="FPGA">FPGA+DSP" title="DSP">DSP的架構(gòu),根據(jù)各自的優(yōu)點(diǎn),F(xiàn)PGA主要做前端信號(hào)處理和系統(tǒng)控制。本文結(jié)合具體工程項(xiàng)目,分析設(shè)計(jì)如何將中頻正交采樣(DDC" title="DDC">DDC)在FPGA中實(shí)現(xiàn) ,F(xiàn)PGA如何與TS201實(shí)現(xiàn)高速鏈路口通信,以及多路信號(hào)并行實(shí)時(shí)處理在FPGA中的實(shí)現(xiàn)。 

關(guān)鍵字:多通道;DDC;實(shí)時(shí)信號(hào)處理;鏈路口通信;FPGA 

Real-time multi-channel high-speed signal processing system design based on FPGA 

XIAN Youlun, LU Hulin, SU Tao 

(Key Lab for Radar Signal Processing, Xidian University, Xi′an, 710071, China) 

Abstract: In high-speed real-time signal processing systems are often used FPGA + DSP architecture .In accordance with their respective advantages, FPGA is often used as front-end signal processing and system control. This paper for specific projects, analysis of how to design IF orthogonal sampling (DDC) in FPGA implementation, how to achieve FPGA communication with the TS201 use link-port, and multiple real-time signal parallel processing in the FPGA to achieve.  

Key words: Multi-channel; DDC; Real-time signal processing; link-port Communication; FPGA 

 

 

基于FPGA的多通道高速實(shí)時(shí)信號(hào)處理系統(tǒng)設(shè)計(jì)-西安電子科技大學(xué)-冼友倫.pdf

此內(nèi)容為AET網(wǎng)站原創(chuàng),未經(jīng)授權(quán)禁止轉(zhuǎn)載。