Survrillance System觀測(cè)系統(tǒng)技術(shù)報(bào)告（巴基斯坦國(guó)立科技大學(xué)）——第三屆OpenHW開(kāi)放源碼硬件與嵌入式大賽決賽作品
所屬分類：參考設(shè)計(jì)
上傳者：chenyy
文檔大?。?span>1684 K
標(biāo)簽： FPGA
所需積分：0分積分不夠怎么辦？
文檔介紹：The project deals with the development of an memory efficient embedded real time surveillance system that is capable of video acquisition, motion detection, video display and video storage. It has a camera interfaced with an FPGA that captures the video in real time. The hardware software co-design approach is used to develop the system on Virtex-II PRO and VDEC video decoder board. The video is processed inside an FPGA and converted into two specific formats(RGB and Grayscale) for video display and video processing. Video processing is done to perform the motion detection on the incoming frames by using the sum of absolute difference algorithm. Due to limited internal memory (BRAMS) video compression is performed on the incoming frames for the video processing part. This system is capable of recording motion whenever it senses motion in the field view of camera by using video processing technique and save the motion detected video to Digital video recorder (DVR) and displays it on monitor. Its other feature
現(xiàn)在下載
VIP會(huì)員，AET專家下載不扣分；重復(fù)下載不扣分，本人上傳資源不扣分。