《電子技術(shù)應(yīng)用》
您所在的位置:首頁(yè) > 嵌入式技术 > 设计应用 > 一种高效能可重构1 024位大数乘法器的设计
一种高效能可重构1 024位大数乘法器的设计
电子技术应用
苏成,夏宏
华北电力大学, 北京100096
摘要: 在SM9加密等算法中经常使用大数乘法,为了解决大数乘法中关键电路延迟过高、能耗过大的问题,设计了一种基于流水线的可重构1 024位乘法器。使用64位乘法单元和128位先行进位加法单元,分20个周期流水产生最终结果,缓解了传统乘法器中加法部分的延时,实现电路复用,有效减小能耗。在SMIC 0.18 μm工艺库下,关键电路延迟2.5 ns,电路面积7.03 mm2 ,能耗576 mW。
中圖分類號(hào):TN402 文獻(xiàn)標(biāo)志碼:A DOI: 10.16157/j.issn.0258-7998.234199
中文引用格式: 蘇成,夏宏. 一種高效能可重構(gòu)1 024位大數(shù)乘法器的設(shè)計(jì)[J]. 電子技術(shù)應(yīng)用,2024,50(3):31-35.
英文引用格式: Su Cheng,Xia Hong. Design of an efficient and reconfigurable 1 024 bit large numbers multiplier[J]. Application of Electronic Technique,2024,50(3):31-35.
Design of an efficient and reconfigurable 1 024 bit large numbers multiplier
Su Cheng,Xia Hong
North China Electric Power University, Beijing 100096,China
Abstract: Large number multiplication is often used in algorithms such as SM9 encryption. In order to solve the problem of high delay and energy consumption in key circuits in large number multiplication, a reconfigurable 1 024 bit multiplier based on pipeline was designed. By using 64 bit multiplication units and 128 bit carry ahead addition units, the final result is generated in 20 cycles, alleviating the delay of the addition part in traditional multipliers, achieving circuit multiplexing, and effectively reducing energy consumption. In the SMIC 0.18 μm process library, the critical circuit has a delay of 2.5 ns, a circuit area of 7.03 mm2, and an energy consumption of 576 mW.
Key words : large number multiplication;pipeline;Wallace tree;reconfigurable

引言

隨著FPGA工藝的不斷發(fā)展,在處理冗雜數(shù)據(jù)中使用硬件加速逐漸成為研究熱點(diǎn)。乘法作為加密算法的重要組成部分[1],其硬件消耗和時(shí)間開銷很大程度上影響著整個(gè)加密算法的性能。我國(guó)于2017年頒布的《SM9標(biāo)識(shí)密碼算法》中,多次使用了1 024位大數(shù)乘法[2]。


本文詳細(xì)內(nèi)容請(qǐng)下載:

http://ihrv.cn/resource/share/2000005912


作者信息:

蘇成,夏宏  華北電力大學(xué)


雜志訂閱.jpg

此內(nèi)容為AET網(wǎng)站原創(chuàng),未經(jīng)授權(quán)禁止轉(zhuǎn)載。

相關(guān)內(nèi)容