《電子技術(shù)應(yīng)用》
您所在的位置:首頁 > 模擬設(shè)計 > 解決方案 > ADIADRF68072.8-4.2GHz大動態(tài)范圍IQ解調(diào)方案

ADIADRF68072.8-4.2GHz大動態(tài)范圍IQ解調(diào)方案

2011-11-01
關(guān)鍵詞: RF|微波 W-CDMA CDMA CDMA2000 WiMAX

ADI公司的ADRF6807是工作在2.8-4.2GHz的集成了PLL和VCO的大動態(tài)范圍IQ解調(diào)器,LO頻率范圍700MHz到1050MHz,IP3可達26.7dBm,噪音(DSB)為13.1dB,電壓轉(zhuǎn)換增益1.0dB/4.3dB.相位正交解調(diào)精度優(yōu)于0.5度,幅度正交解調(diào)精度優(yōu)于0.1dB,基帶解調(diào)170MHz/135MHz,3dB帶寬,PLL編程采用SPI串口,主要用在QAM/QPSK RF/IF解調(diào)器,蜂窩CDMA" title="W-CDMA">W-CDMA/CDMA/CDMA2000,微波點對點(多點)無線電,寬帶無線和WiMAX.本文介紹了ADRF6807主要特性,方框圖, 基本的連接電路, 評估板電路圖和材料清單(BOM), 評估板元件布局圖以及評估板通用特性,噪音特性別和相位噪音特性測試圖.

The ADRF6807 is a high dynamic range IQ demodulator with integrated phase-locked loop (PLL) and voltage controlled oscillator (VCO). The fractional-N PLL/synthesizer generates a frequency in the range of 2.8 GHz to 4.2 GHz. A programmable quadrature divider (divide ratio = 4) divides the output frequency of the VCO down to the required local oscillator (LO) frequency to drive the mixers in quadrature. Additionally, an output divider (divide ratio = 4 to 8) generates a divided-down VCO signal for external use. The PLL reference input is supported from 9 MHz to 160 MHz. The phase detector output controls a charge pump whose output is integrated in an off-chip loop filter. The loop filter output is then applied to an integrated VCO. The IQ demodulator mixes the differential RF input with the complex LO derived from the quadrature divider. The differential I and Q output paths have excellent quadrature accuracy and can handle baseband signaling or complex IF up to 120 MHz. A reduced power mode of operation is also provided by programming the serial interface registers to reduce current consumption, with slightly degraded input linearity and output current drive. The ADRF6807 is fabricated using an advanced silicon-germanium BiCMOS process. It is available in a 40-lead, exposed paddle, RoHS-compliant, 6 mm × 6 mm LFCSP package. Performance is specified over the −40℃ to +85℃ temperature range.

ADRF6807主要特性:

IQ demodulator with integrated fractional-N PLL

LO frequency range: 700 MHz to 1050 MHz

For the following specifications (LPEN = 0)/(LPEN = 1):

Input P1dB: 12.8 dBm/11.7 dBm Input

IP3: 26.7 dBm/24.0 dBm

Noise figure (DSB): 13.1 dB/12.4 dB

Voltage conversion gain: 1.0 dB/4.3 dB

Quadrature demodulation accuracy

Phase accuracy: <0.5°

Amplitude accuracy: <0.1 dB

Baseband demodulation: 170 MHz/135 MHz, 3 dB bandwidth

SPI serial interface for PLL programming

40-lead, 6 mm × 6 mm LFCSP

ADRF6807應(yīng)用:

QAM/QPSK RF/IF demodulators

Cellular W-CDMA/CDMA/CDMA2000

Microwave point-to-(multi)point radios

Broadband wireless and WiMAX

圖1.ADRF6807方框圖

圖2.ADRF6807基本的連接圖

圖3.ADRF6807評估板電路圖
ADRF6807評估板材料清單(BOM):



圖4.ADRF6807評估板元件布局圖(頂層)

圖5.ADRF6807評估板元件布局圖(底層)

圖6.ADRF6807評估板通用特性測試圖

圖7.ADRF6807評估板噪音特性測試圖

圖8.ADRF6807評估板相位噪音特性測試圖
詳情請見:
http://www.analog.com/static/imported-files/data_sheets/ADRF6807.pdf



本站內(nèi)容除特別聲明的原創(chuàng)文章之外,轉(zhuǎn)載內(nèi)容只為傳遞更多信息,并不代表本網(wǎng)站贊同其觀點。轉(zhuǎn)載的所有的文章、圖片、音/視頻文件等資料的版權(quán)歸版權(quán)所有權(quán)人所有。本站采用的非本站原創(chuàng)文章及圖片等內(nèi)容無法一一聯(lián)系確認版權(quán)者。如涉及作品內(nèi)容、版權(quán)和其它問題,請及時通過電子郵件或電話通知我們,以便迅速采取適當措施,避免給雙方造成不必要的經(jīng)濟損失。聯(lián)系電話:010-82306118;郵箱:aet@chinaaet.com。