《電子技術(shù)應(yīng)用》
您所在的位置:首頁(yè) > 模擬設(shè)計(jì) > 解決方案 > HoltekHT82A824R高性能i-PhoneUSB喇叭解決方案

HoltekHT82A824R高性能i-PhoneUSB喇叭解決方案

2011-08-11

Holtek公司的HT82A824R是高性能USB喇叭OTP MCU,集成了USB 2.0全速兼容SIE及符合微軟WHQL要求之高性能數(shù)字模擬轉(zhuǎn)換器與功率放大器和嵌入式微控制器.器件采用Holtek(盛群)八位微控制器為其核心,可提供8Kx16之程序內(nèi)存容量、864x8數(shù)據(jù)存儲(chǔ)器以及512x8的只讀數(shù)據(jù)存儲(chǔ)器,并提供HALT指令。其操作電壓為4.0V~5.5V,系統(tǒng)頻率最高可達(dá)16MHz,同時(shí)可提供21條I/O,主要用在i-Phone/i-Pod/i-Pad Docking產(chǎn)品.本文介紹了HT82A824R主要特性,方框圖和應(yīng)用電路.

HT82A824R高性能USB喇叭微控制器

This HT82A824R is an 8-bit high performance RISC microcontroller designed for USB Speaker related product applications. The HT82A824R combines a 16-bit DAC, USB transceiver, SIE (Serial Interface Engine), audio class processing unit, FIFO, 8-bit MCU into a single chip. The Sigma-Delta DAC in the HT82A824R is operating at the 48kHz or 44.1kHz sampling rate. The HT82A824R has a digital programmable gain amplifier. The gain range is from -32dB to +6dB. The external stereo audio input can be the other source of power amplifier by software control.

The HT82A824R has a Human Interface Device function that allows a user to control the playback volume at the device side. The HT82A824R also can mute the analog output signal by the operation of HID buttons.

HT82A824R主要特性:

CPU Features

●●USB 2.0 Full Speed Compatible

●●USB spec V1.1 full speed operation and USB audio device class spec V1.0

●●Operating voltage at fSYS = 6M/12MHz: 4.0V~5.5V

●●48KHz/44.1KHz sampling rate for audio playback selected by software

●●Embedded class AB power amplifier for ear phone speaker driving (32Ω)×2

●●Embedded High Performance 16-bit stereo audio Sigma-Delta DAC

●●Pass Microsoft® DTM (WHQL) USB audio device

●●Audio playback digital volume control

●●6 endpoints supported including endpoint 0

●●Support 1 Control, 2 Interrupts, 1 Isochronous and 2 Bulk transfers

●●One hardware implemented Isochronous transfer

●●Total FIFO size are 528 bytes (8, 8, 384, 32, 32, 64 for EP0~EP2,EP4~EP6)

●●8192×16 Program Memory

●●352×8 MCU type data memory RAM (Bank 0, Bank 9)

●●128×8×4 Speaker Output Data or 12-bit ADC Converted Data RAM (Bank1, Bank2, Bank3, Bank4)

●●USB Audio and 12-bit ADC Stereo Data Capture DMA

●●128×8×4 MCU Type General Purpose Data RAM (Bank5, Bank6, Bank7, Bank8)

●●6-channel 12-bit A/D converter

●●2-channel PWM function shared with PB2~PB3

●●Dual Programmable Attenuator for 2-channel external stereo audio input

●●Universal Asynchronous Receiver Transmitter (UART) shared with PB0~PB1

●●SPI interface (master and slave mode) shared with PC4~PC7

●●Programmable frequency divider (PFD) function shared with PC0

●●Power-down function and wake-up reduce power consumption

●●Up to 21 bidirectional I/O lines

●●Dual 16-bit programmable Timer/Event Counters with overflow interrupts

●●Watchdog Timer

●●16-level subroutine nesting

●●Bit manipulation instruction

●●16-bit table read instruction

●●63 powerful instructions.

●●All instructions executed within one or two machine cycles

●●Low voltage reset function((3.0V±0.3V)

●●48-pin LQFP package

圖1. HT82A824R方框圖

圖2. HT82A824R應(yīng)用電路圖
詳情請(qǐng)見(jiàn):
http://www.holtek.com.tw/PDF/computer/ht82A824Rv100.pdf



本站內(nèi)容除特別聲明的原創(chuàng)文章之外,轉(zhuǎn)載內(nèi)容只為傳遞更多信息,并不代表本網(wǎng)站贊同其觀點(diǎn)。轉(zhuǎn)載的所有的文章、圖片、音/視頻文件等資料的版權(quán)歸版權(quán)所有權(quán)人所有。本站采用的非本站原創(chuàng)文章及圖片等內(nèi)容無(wú)法一一聯(lián)系確認(rèn)版權(quán)者。如涉及作品內(nèi)容、版權(quán)和其它問(wèn)題,請(qǐng)及時(shí)通過(guò)電子郵件或電話通知我們,以便迅速采取適當(dāng)措施,避免給雙方造成不必要的經(jīng)濟(jì)損失。聯(lián)系電話:010-82306118;郵箱:aet@chinaaet.com。